Logic Synthesis and SOC Prototyping: RTL Design using VHDL

by Vaibbhav Taraate

Hardcover

details (USA).

ISBN: 978-981-15-1313-8

ISBN-10: 981-15-1313-9

Springer · March 2020