Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

by Vaibbhav Taraate

Hardcover

details (USA).
(see also: eBook (Kindle))

details (UK).
(see also: eBook (Kindle))

details (Germany).
(see also: Kindle Ausgabe)

ISBN: 978-981-10-8775-2

ISBN-10: 981-10-8775-X

Springer · 2018