Systemverilog for Design and Verification Using Uvm: From Rtl to Synthesis
by
Mark A. Azadpour
Hardcover
details (
USA
).
ISBN: 978-1-4614-1757-6
ISBN-10: 1-4614-1757-0
Springer Verlag
· 2016
